diff options
| author | Chancel Liu <[email protected]> | 2022-11-09 20:13:54 +0800 |
|---|---|---|
| committer | Mark Brown <[email protected]> | 2022-11-09 19:19:49 +0000 |
| commit | 3ca507bf99611c82dafced73e921c1b10ee12869 (patch) | |
| tree | e3d1e5000a2b5bbc0fec327cf4a93576eae57b3f /lib/test_fortify/write_overflow-strlcpy-src.c | |
| parent | 7d945b046be3d2605dbb1806e73095aadd7ae129 (diff) | |
ASoC: wm8962: Wait for updated value of WM8962_CLOCKING1 register
DSPCLK_DIV field in WM8962_CLOCKING1 register is used to generate
correct frequency of LRCLK and BCLK. Sometimes the read-only value
can't be updated timely after enabling SYSCLK. This results in wrong
calculation values. Delay is introduced here to wait for newest value
from register. The time of the delay should be at least 500~1000us
according to test.
Signed-off-by: Chancel Liu <[email protected]>
Acked-by: Charles Keepax <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'lib/test_fortify/write_overflow-strlcpy-src.c')
0 files changed, 0 insertions, 0 deletions