aboutsummaryrefslogtreecommitdiff
path: root/lib/mpi/mpi-inline.h
diff options
context:
space:
mode:
authorMichael Ellerman <[email protected]>2012-10-30 16:09:56 +0000
committerBenjamin Herrenschmidt <[email protected]>2012-11-15 13:00:36 +1100
commitda111957796515755d95ec6773dc714350724a4e (patch)
tree4854509b69457adb40f1a82fb853920208c99238 /lib/mpi/mpi-inline.h
parentbb29b719372742939af05457aff1b59608764e89 (diff)
powerpc/perf: Add missing L2 constraint handling in Power7 PMU
If we have two cache events that require different settings of the L2SEL bits in MMCR1 then we can not schedule those events simultaneously. Add logic to the constraint handling to express that. Signed-off-by: Michael Ellerman <[email protected]> Acked-by: Paul Mackerras <[email protected]> Signed-off-by: Benjamin Herrenschmidt <[email protected]>
Diffstat (limited to 'lib/mpi/mpi-inline.h')
0 files changed, 0 insertions, 0 deletions