diff options
| author | Dan Williams <dan.j.williams@intel.com> | 2022-01-23 16:32:01 -0800 |
|---|---|---|
| committer | Dan Williams <dan.j.williams@intel.com> | 2022-02-08 22:57:33 -0800 |
| commit | c1915142e8c1168498c8b08cd4e02728d1c33563 (patch) | |
| tree | bec52ff5ee6a7ac5241587ac282d3d1808a9d8bb /lib/mpi/mpi-bit.c | |
| parent | a4a0ce242fcd7022349212c4e2f795762e6ff050 (diff) | |
tools/testing/cxl: Mock one level of switches
The CXL port enumeration process adds intermediate CXL ports that are
discovered between "root" CXL ports enumerated by 'cxl_acpi' and
endpoints enumerated by 'cxl_pci + cxl_mem'. Test the dynamic discovery
of intermediate switch ports in a CXL topology.
Link: https://lore.kernel.org/r/164298432189.3018233.13142151550113000967.stgit@dwillia2-desk3.amr.corp.intel.com
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
Diffstat (limited to 'lib/mpi/mpi-bit.c')
0 files changed, 0 insertions, 0 deletions