diff options
| author | Gaurav K Singh <[email protected]> | 2014-12-05 14:13:41 +0530 |
|---|---|---|
| committer | Daniel Vetter <[email protected]> | 2014-12-05 15:28:20 +0100 |
| commit | a9da9bce88ee842c7904b5670c035ca759e77238 (patch) | |
| tree | d5a078e15b1db6eaf2ae49570ae5acb7cd9b0e80 /lib/clz_tab.c | |
| parent | 369602d370fac9d3bda125c8cc36c8f779910bf1 (diff) | |
drm/i915: Pixel Clock changes for DSI dual link
For dual link MIPI Panels, each port needs half of pixel clock. Pixel overlap
can be enabled if needed by panel, then in that case, pixel clock will be
increased for extra pixels.
v2 : Address review comments by Jani
- Removed the bit mask used for ->dual_link
- Used DSI instead of MIPI for #define variables
v3: Added the VLV_DISPLAY_BASE to VLV_CHICKEN_3 register
Signed-off-by: Gaurav K Singh <[email protected]>
Signed-off-by: Shobhit Kumar <[email protected]>
Reviewed-by: Jani Nikula <[email protected]>
Signed-off-by: Daniel Vetter <[email protected]>
Diffstat (limited to 'lib/clz_tab.c')
0 files changed, 0 insertions, 0 deletions