diff options
| author | Imre Deak <imre.deak@intel.com> | 2018-04-09 15:27:16 +0300 |
|---|---|---|
| committer | Imre Deak <imre.deak@intel.com> | 2018-04-10 13:12:22 +0300 |
| commit | 1b85147b4b8fb90da51b6e94a3e6c30469bf1de1 (patch) | |
| tree | 240e780acddfc016f55dddc56281a17daa9ccb4d /lib/bug.c | |
| parent | 8b69449d26637551c4145731e684cf1bb2478393 (diff) | |
drm/i915/gen9_lp: Increase DDI PHY0 power well enabling timeout
On GLK sporadic timeouts occur during PHY0 enabling. Based on logs it looks
like they happen sometime after a system suspend/resume cycle, with the
same power well enabling succeeding both before and after the failed
one and no other problems observed. The current timeout in the code is
not actually specified by BSpec, so let's try to increase that until a
BSpec update.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=105771
Signed-off-by: Imre Deak <imre.deak@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180409122716.4055-1-imre.deak@intel.com
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Diffstat (limited to 'lib/bug.c')
0 files changed, 0 insertions, 0 deletions