aboutsummaryrefslogtreecommitdiff
path: root/include/linux/fpga/fpga-bridge.h
diff options
context:
space:
mode:
authorThierry Reding <[email protected]>2020-06-12 09:39:13 +0200
committerThierry Reding <[email protected]>2020-07-15 11:05:46 +0200
commit78b9bad6512b0df3996c8d58224fcbcf03d84ff3 (patch)
treee05f6fb1ee28dfe1d6a74f4d94e3f46725befece /include/linux/fpga/fpga-bridge.h
parenta57421390def6c69198e59a28560977c5711af6e (diff)
arm64: tegra: Fix {clock,reset}-names ordering
It's very difficult to describe string lists that can be in arbitrary order using the json-schema based validation tooling. Since the OS is not going to care either way, take the easy way out and reorder these entries to match the order defined in the bindings. Signed-off-by: Thierry Reding <[email protected]>
Diffstat (limited to 'include/linux/fpga/fpga-bridge.h')
0 files changed, 0 insertions, 0 deletions