diff options
| author | Arnd Bergmann <arnd@arndb.de> | 2024-09-11 09:03:44 +0000 |
|---|---|---|
| committer | Arnd Bergmann <arnd@arndb.de> | 2024-09-11 09:03:44 +0000 |
| commit | 3c557d0062bc73e430d496710819bc63ded439ca (patch) | |
| tree | 0b415f81556afe90c8d314fb20221d7283e36d80 /drivers/pci/controller/dwc/pci-layerscape.c | |
| parent | e4a82810c685f21eb617e1aab3c0b93e03ca6def (diff) | |
| parent | 72160ec6cb12613663f26d89049b95f8dc9fa000 (diff) | |
Merge tag 'riscv-config-for-v6.12' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/defconfig
RISC-V config for v6.12
Two patches, enabling clock and pinctrl support in defconfig for Sopghgo
devices.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
* tag 'riscv-config-for-v6.12' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
riscv: defconfig: Enable pinctrl support for CV18XX Series SoC
riscv: defconfig: sophgo: enable clks for sg2042
Link: https://lore.kernel.org/r/20240910-annex-ravage-07d63041a7c5@spud
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'drivers/pci/controller/dwc/pci-layerscape.c')
0 files changed, 0 insertions, 0 deletions