diff options
| author | Vidya Sagar <vidyas@nvidia.com> | 2020-03-03 23:40:48 +0530 |
|---|---|---|
| committer | Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> | 2020-03-11 10:20:19 +0000 |
| commit | ee22d0c5e88b82780f143e5bb449ad597b31f444 (patch) | |
| tree | f7c71d5f4e6c5187bcdad0cd7387c67207e29c0c /drivers/pci/controller/dwc/pci-keystone.c | |
| parent | 5e50ee27d4a52a817ab152128c48690ec7c5cdf1 (diff) | |
soc/tegra: bpmp: Update ABI header
Update the firmware header to support uninitialization of UPHY PLL
when the PCIe controller is operating in endpoint mode and host cuts
the PCIe reference clock.
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Acked-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/pci/controller/dwc/pci-keystone.c')
0 files changed, 0 insertions, 0 deletions