aboutsummaryrefslogtreecommitdiff
path: root/drivers/net/ethernet/intel/igc/igc_phy.c
diff options
context:
space:
mode:
authorVladimir Oltean <[email protected]>2020-02-24 14:15:33 +0200
committerDavid S. Miller <[email protected]>2020-02-24 15:12:10 -0800
commit28a134f5a0553110c623c31ceb653a21fbe92be7 (patch)
tree7bb5d38f492665f0b65ecd477b60add6554ae153 /drivers/net/ethernet/intel/igc/igc_phy.c
parentc102b6fddcab89cc6a17c43f8b731e2c9f29b88a (diff)
net: dsa: felix: Use PHY_INTERFACE_MODE_INTERNAL instead of GMII
phy-mode = "gmii" is confusing because it may mean that the port supports the 8-bit-wide parallel data interface pinout, which it doesn't. It may also be confusing because one of the "gmii" internal ports is actually overclocked to run at 2.5Gbps (even though, yes, as far as the switch MAC is concerned, it still thinks it's gigabit). So use the phy-mode = "internal" property to describe the internal ports inside the NXP LS1028A chip (the ones facing the ENETC). The change should be fine, because the device tree bindings document is yet to be introduced, and there are no stable DT blobs in use. Signed-off-by: Vladimir Oltean <[email protected]> Reviewed-by: Andrew Lunn <[email protected]> Tested-by: Michael Walle <[email protected]> Signed-off-by: David S. Miller <[email protected]>
Diffstat (limited to 'drivers/net/ethernet/intel/igc/igc_phy.c')
0 files changed, 0 insertions, 0 deletions