diff options
| author | José Roberto de Souza <[email protected]> | 2021-06-30 14:05:22 -0700 |
|---|---|---|
| committer | José Roberto de Souza <[email protected]> | 2021-07-01 10:20:25 -0700 |
| commit | 3352d86dcd3336a117630f0c1cfbc6bb8c93e1cf (patch) | |
| tree | 3dbf18abff8916e93c5efbe2226591b59c7bfadc /drivers/gpu/drm/i915/display/intel_dp_mst.c | |
| parent | e42c6c1bc8d5e70d7b2c8af534b0d33a2be48f0c (diff) | |
drm/i915/display/dg1: Correctly map DPLLs during state readout
_DG1_DPCLKA0_CFGCR0 maps between DPLL 0 and 1 with one bit for phy A
and B while _DG1_DPCLKA1_CFGCR0 maps between DPLL 2 and 3 with one
bit for phy C and D.
Reusing _cnl_ddi_get_pll() don't take that into cosideration returing
DPLL 0 and 1 for phy C and D.
That is a regression introduced in the refactor done in
commit 351221ffc5e5 ("drm/i915: Move DDI clock readout to
encoder->get_config()").
While at it also dropping the macros previously used, not reusing it
to improve readability.
BSpec: 50286
Fixes: 351221ffc5e5 ("drm/i915: Move DDI clock readout to encoder->get_config()")
Cc: Lucas De Marchi <[email protected]>
Cc: Ville Syrjälä <[email protected]>
Signed-off-by: José Roberto de Souza <[email protected]>
Reviewed-by: Lucas De Marchi <[email protected]>
Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'drivers/gpu/drm/i915/display/intel_dp_mst.c')
0 files changed, 0 insertions, 0 deletions