aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/modules/freesync/freesync.c
diff options
context:
space:
mode:
authorNicholas Kazlauskas <nicholas.kazlauskas@amd.com>2020-01-28 15:15:10 -0500
committerAlex Deucher <alexander.deucher@amd.com>2020-02-25 11:03:15 -0500
commit20a5e52f37e71e51defb09f8fd6ad5d84bcd6c90 (patch)
tree0414f42da911a7cc2da8fbeb3fcf33bdbb61ca82 /drivers/gpu/drm/amd/display/modules/freesync/freesync.c
parent3c9de4da021c7c2aaa421b5c37057890348bd58a (diff)
drm/amd/display: Wait for DMCUB to finish loading before executing commands
[Why] When we execute the first command for ASIC_INIT for command table offloading we can hit a timing scenario such that the interrupts for the inbox wptr haven't been enabled yet and the first command is ignored until the second command is sent. [How] This happens when either the SCRATCH0 is already the correct status code or autoload check is unsupported. Clear SCRATCH0 during reset. Also ensure that we don't accidentally reset the ASIC again in case of a hang by clearing GPINT while we're at it. Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> Reviewed-by: Chris Park <Chris.Park@amd.com> Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com> Acked-by: Harry Wentland <harry.wentland@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/modules/freesync/freesync.c')
0 files changed, 0 insertions, 0 deletions