aboutsummaryrefslogtreecommitdiff
path: root/drivers/fpga/fpga-bridge.c
diff options
context:
space:
mode:
authorPratyush Yadav <[email protected]>2020-10-05 21:01:26 +0530
committerVignesh Raghavendra <[email protected]>2020-11-09 11:56:16 +0530
commit0e30f47232ab57c685258aa91adc3a3e67bd023e (patch)
tree81fd5cdadd13f4a44625876a76517a75bf537655 /drivers/fpga/fpga-bridge.c
parent6e1bf55d7207aa360c8d1960dfac6af1940bd32e (diff)
mtd: spi-nor: add support for DTR protocol
Double Transfer Rate (DTR) is SPI protocol in which data is transferred on each clock edge as opposed to on each clock cycle. Make framework-level changes to allow supporting flashes in DTR mode. Right now, mixed DTR modes are not supported. So, for example a mode like 4S-4D-4D will not work. All phases need to be either DTR or STR. The xSPI spec says that "The program commands provide SPI backward compatible commands for programming data...". So 8D-8D-8D page program opcodes are populated with using 1S-1S-1S opcodes. Signed-off-by: Pratyush Yadav <[email protected]> Signed-off-by: Vignesh Raghavendra <[email protected]> Reviewed-by: Tudor Ambarus <[email protected]> Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'drivers/fpga/fpga-bridge.c')
0 files changed, 0 insertions, 0 deletions