diff options
| author | Paul Cercueil <[email protected]> | 2018-06-27 14:14:59 +0200 |
|---|---|---|
| committer | Stephen Boyd <[email protected]> | 2018-07-06 11:47:28 -0700 |
| commit | 2b555a4b9caecfcab1b2aade176df795ceceaefa (patch) | |
| tree | 669673479270703249ca63368e52ea548a6eb7f6 /drivers/acpi/cppc_acpi.c | |
| parent | 574f4e80d59e5c669c0729718525df8bac5e4d78 (diff) | |
clk: ingenic: Add missing flag for UDC clock
The UDC clock of the JZ4740 SoC can be gated, but the data structure
representing it was missing the CGU_CLK_GATE flag to make it work.
Signed-off-by: Paul Cercueil <[email protected]>
Signed-off-by: Stephen Boyd <[email protected]>
Diffstat (limited to 'drivers/acpi/cppc_acpi.c')
0 files changed, 0 insertions, 0 deletions