diff options
| author | Russell Currey <ruscur@russell.cc> | 2021-02-23 17:02:27 +1000 |
|---|---|---|
| committer | Michael Ellerman <mpe@ellerman.id.au> | 2021-03-24 14:09:29 +1100 |
| commit | 3a72c94ebfb1f171eba0715998010678a09ec796 (patch) | |
| tree | 805e8cfac65d482924a5ad5868af8afac1875012 /arch/powerpc/include/asm/pgtable.h | |
| parent | 5c4a4802b9ac8c1acdf2250fad3f8f2d6254f9c7 (diff) | |
selftests/powerpc: Fix L1D flushing tests for Power10
The rfi_flush and entry_flush selftests work by using the PM_LD_MISS_L1
perf event to count L1D misses. The value of this event has changed
over time:
- Power7 uses 0x400f0
- Power8 and Power9 use both 0x400f0 and 0x3e054
- Power10 uses only 0x3e054
Rather than relying on raw values, configure perf to count L1D read
misses in the most explicit way available.
This fixes the selftests to work on systems without 0x400f0 as
PM_LD_MISS_L1, and should change no behaviour for systems that the tests
already worked on.
The only potential downside is that referring to a specific perf event
requires PMU support implemented in the kernel for that platform.
Signed-off-by: Russell Currey <ruscur@russell.cc>
Acked-by: Daniel Axtens <dja@axtens.net>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20210223070227.2916871-1-ruscur@russell.cc
Diffstat (limited to 'arch/powerpc/include/asm/pgtable.h')
0 files changed, 0 insertions, 0 deletions