diff options
| author | Shengjiu Wang <[email protected]> | 2024-05-09 13:14:57 +0800 |
|---|---|---|
| committer | Shawn Guo <[email protected]> | 2024-06-15 15:37:50 +0800 |
| commit | f560da940e3271166a19c17bfe8bcb45490d7767 (patch) | |
| tree | 066745509b3a83a1ac66486e730078ae0f2a7d3e | |
| parent | 41f93a496af2696d970cbcb3814261a9b32dbaa2 (diff) | |
arm64: dts: imx8mp: Initialize audio PLLs from audiomix subsystem
Initialize audio PLL1 as the parent clock for 8kHz series rates,
audio PLL2 as the parent clock for 11kHz series rates. that PLL1
and PLL2 can together support full range of audio sample rates.
Signed-off-by: Shengjiu Wang <[email protected]>
Reviewed-by: Daniel Baluta <[email protected]>
Signed-off-by: Shawn Guo <[email protected]>
| -rw-r--r-- | arch/arm64/boot/dts/freescale/imx8mp.dtsi | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index b92abb5a5c53..459c4a54d30e 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -1579,6 +1579,9 @@ "sai1", "sai2", "sai3", "sai5", "sai6", "sai7"; power-domains = <&pgc_audio>; + assigned-clocks = <&clk IMX8MP_AUDIO_PLL1>, + <&clk IMX8MP_AUDIO_PLL2>; + assigned-clock-rates = <393216000>, <361267200>; }; }; |