diff options
| author | Heiko Stübner <[email protected]> | 2014-09-24 23:41:54 +0200 |
|---|---|---|
| committer | Mike Turquette <[email protected]> | 2014-09-25 14:48:40 -0700 |
| commit | d1a559a1cb1d4aa1c63c56bdb39d9d18dfaf9523 (patch) | |
| tree | 21e507f9675f993517834df6e5870028a474277b | |
| parent | f9c0d14062e235ef11c9d5e776ebc7a05894f299 (diff) | |
clk: rockchip: add missing rk3288 npll rate table
The npll on rk3288 is exactly the same pll type as the other 4. Yet it
was missing the link to the rate table, making rate changes impossible.
Change that by setting the table.
Signed-off-by: Heiko Stuebner <[email protected]>
Reviewed-by: Doug Anderson <[email protected]>
Tested-by: Doug Anderson <[email protected]>
Tested-by: Kever Yang <[email protected]>
Signed-off-by: Mike Turquette <[email protected]>
| -rw-r--r-- | drivers/clk/rockchip/clk-rk3288.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/rockchip/clk-rk3288.c b/drivers/clk/rockchip/clk-rk3288.c index 2e1d790df9bd..dcd3fac64399 100644 --- a/drivers/clk/rockchip/clk-rk3288.c +++ b/drivers/clk/rockchip/clk-rk3288.c @@ -143,7 +143,7 @@ static struct rockchip_pll_clock rk3288_pll_clks[] __initdata = { [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12), RK3288_MODE_CON, 12, 8, rk3288_pll_rates), [npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3288_PLL_CON(16), - RK3288_MODE_CON, 14, 9, NULL), + RK3288_MODE_CON, 14, 9, rk3288_pll_rates), }; static struct clk_div_table div_hclk_cpu_t[] = { |