diff options
| author | Tushar Behera <[email protected]> | 2014-07-08 08:31:41 +0900 |
|---|---|---|
| committer | Kukjin Kim <[email protected]> | 2014-07-08 08:31:41 +0900 |
| commit | be0b420ad6123e587738a67a9eff3ec213a57604 (patch) | |
| tree | cfd40f05975ad63412e3836d91e3193ac2f4b6fb | |
| parent | cd3de83f147601356395b57a8673e9c5ff1e59d1 (diff) | |
ARM: dts: Update the parent for Audss clocks in Exynos5420
Currently CLK_FOUT_EPLL was set as one of the parents of AUDSS mux.
As per the user manual, it should be CLK_MAU_EPLL.
The problem surfaced when the bootloader in Peach-pit board set
the EPLL clock as the parent of AUDSS mux. While booting the kernel,
we used to get a system hang during late boot if CLK_MAU_EPLL was
disabled.
Signed-off-by: Tushar Behera <[email protected]>
Signed-off-by: Shaik Ameer Basha <[email protected]>
Reported-by: Kevin Hilman <[email protected]>
Tested-by: Javier Martinez Canillas <[email protected]>
Tested-by: Doug Anderson <[email protected]>
Signed-off-by: Kukjin Kim <[email protected]>
| -rw-r--r-- | arch/arm/boot/dts/exynos5420.dtsi | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi index e38532271ef9..79e9119d3f8d 100644 --- a/arch/arm/boot/dts/exynos5420.dtsi +++ b/arch/arm/boot/dts/exynos5420.dtsi @@ -167,7 +167,7 @@ compatible = "samsung,exynos5420-audss-clock"; reg = <0x03810000 0x0C>; #clock-cells = <1>; - clocks = <&clock CLK_FIN_PLL>, <&clock CLK_FOUT_EPLL>, + clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MAU_EPLL>, <&clock CLK_SCLK_MAUDIO0>, <&clock CLK_SCLK_MAUPCM0>; clock-names = "pll_ref", "pll_in", "sclk_audio", "sclk_pcm_in"; }; |