aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAlban Bedel <[email protected]>2015-11-17 20:34:51 +0100
committerRalf Baechle <[email protected]>2015-11-20 12:14:27 +0100
commitaccbfb52d09ac00147f02c4335d1cc47665e6653 (patch)
tree7a42b6405761c65d3f8b311f294a334e30711aea
parent5011a7e808c9fec643d752c5a495a48f27268a48 (diff)
MIPS: ath79: Fix the size of the MISC INTC registers in ar9132.dtsi
There is 2 registers that is 8 bytes long, not 4. Signed-off-by: Alban Bedel <[email protected]> Cc: Thomas Gleixner <[email protected]> Cc: Jason Cooper <[email protected]> Cc: Marc Zyngier <[email protected]> Cc: Alexander Couzens <[email protected]> Cc: Joel Porquet <[email protected]> Cc: Andrew Bresticker <[email protected]> Cc: [email protected] Cc: [email protected] Patchwork: https://patchwork.linux-mips.org/patch/11508/ Signed-off-by: Ralf Baechle <[email protected]>
-rw-r--r--arch/mips/boot/dts/qca/ar9132.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/mips/boot/dts/qca/ar9132.dtsi b/arch/mips/boot/dts/qca/ar9132.dtsi
index fb7734eadbf0..13d0439496a9 100644
--- a/arch/mips/boot/dts/qca/ar9132.dtsi
+++ b/arch/mips/boot/dts/qca/ar9132.dtsi
@@ -107,7 +107,7 @@
miscintc: interrupt-controller@18060010 {
compatible = "qca,ar9132-misc-intc",
"qca,ar7100-misc-intc";
- reg = <0x18060010 0x4>;
+ reg = <0x18060010 0x8>;
interrupt-parent = <&cpuintc>;
interrupts = <6>;