diff options
| author | Krzysztof Kozlowski <[email protected]> | 2023-05-16 17:45:37 +0200 |
|---|---|---|
| committer | Bjorn Andersson <[email protected]> | 2023-05-24 21:50:47 -0700 |
| commit | 5ef00c06ea5e4e0de1f63d2c620f671750f73f9b (patch) | |
| tree | 4ab0a0d5767a125475c85308b687c7209cd56044 | |
| parent | a158f00cdf68852850df231526ce0df0bb7dc1b4 (diff) | |
arm64: dts: qcom: sm8550: enable DISPCC by default
Enable the Display Clock Controller by default in SoC DTSI so unused
clocks can be turned off. It does not require any external resources,
so as core SoC component should be always available to boards.
Suggested-by: Konrad Dybcio <[email protected]>
Signed-off-by: Krzysztof Kozlowski <[email protected]>
Reviewed-by: Konrad Dybcio <[email protected]>
Reviewed-by: Dmitry Baryshkov <[email protected]>
Signed-off-by: Bjorn Andersson <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
| -rw-r--r-- | arch/arm64/boot/dts/qcom/sm8550-mtp.dts | 4 | ||||
| -rw-r--r-- | arch/arm64/boot/dts/qcom/sm8550.dtsi | 1 |
2 files changed, 0 insertions, 5 deletions
diff --git a/arch/arm64/boot/dts/qcom/sm8550-mtp.dts b/arch/arm64/boot/dts/qcom/sm8550-mtp.dts index 785889450e8a..f27d5c657f44 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-mtp.dts @@ -419,10 +419,6 @@ }; }; -&dispcc { - status = "okay"; -}; - &mdss { status = "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 94201d08b5af..473ab1831ab1 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -2697,7 +2697,6 @@ #clock-cells = <1>; #reset-cells = <1>; #power-domain-cells = <1>; - status = "disabled"; }; usb_1_hsphy: phy@88e3000 { |