aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorZhao Qiang <[email protected]>2020-05-20 12:02:21 +0800
committerShawn Guo <[email protected]>2020-05-20 23:00:47 +0800
commit48ffd4ebc1daf7eac054cf282ed0c2632abc2e20 (patch)
tree1a027805abf3654aac71ea8384d34fa602d17509
parent76afd7dbbdb34824ac51bb51fca6c68cacd73eb3 (diff)
arm64: dts: Add ds26522 node to dts to ls1043ardb
Add ds26522 node to fsl-ls1043a-rdb.dts Signed-off-by: Zhao Qiang <[email protected]> Signed-off-by: Shawn Guo <[email protected]>
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts16
1 files changed, 16 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
index fbe7f9aeca61..bfa9d957e536 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
@@ -95,6 +95,22 @@
reg = <0>;
spi-max-frequency = <1000000>; /* input clock */
};
+
+ slic@2 {
+ compatible = "maxim,ds26522";
+ reg = <2>;
+ spi-max-frequency = <2000000>;
+ fsl,spi-cs-sck-delay = <100>;
+ fsl,spi-sck-cs-delay = <50>;
+ };
+
+ slic@3 {
+ compatible = "maxim,ds26522";
+ reg = <3>;
+ spi-max-frequency = <2000000>;
+ fsl,spi-cs-sck-delay = <100>;
+ fsl,spi-sck-cs-delay = <50>;
+ };
};
&duart0 {