aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHuacai Chen <[email protected]>2016-04-19 19:19:11 +0800
committerDave Airlie <[email protected]>2016-04-22 10:24:11 +1000
commit221004c66a58949a0f25c937a6789c0839feb530 (patch)
tree6b7fb0d0838f6a03da5cf29f85fdf4327dea8714
parent005e8dad01d2a7b98948927d7e0c4c7c61ec2d69 (diff)
drm: Loongson-3 doesn't fully support wc memory
Signed-off-by: Huacai Chen <[email protected]> Cc: [email protected] Reviewed-by: Alex Deucher <[email protected]> Signed-off-by: Dave Airlie <[email protected]>
-rw-r--r--include/drm/drm_cache.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/drm/drm_cache.h b/include/drm/drm_cache.h
index 461a0558bca4..cebecff536a3 100644
--- a/include/drm/drm_cache.h
+++ b/include/drm/drm_cache.h
@@ -39,6 +39,8 @@ static inline bool drm_arch_can_wc_memory(void)
{
#if defined(CONFIG_PPC) && !defined(CONFIG_NOT_COHERENT_CACHE)
return false;
+#elif defined(CONFIG_MIPS) && defined(CONFIG_CPU_LOONGSON3)
+ return false;
#else
return true;
#endif