aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorPeter Geis <[email protected]>2022-06-06 12:30:23 -0400
committerHeiko Stuebner <[email protected]>2022-06-07 11:15:54 +0200
commit16bc4d196b2a8960cac3bdfd4c98d72c44ab043b (patch)
treeb32ae65a5b8d53fdd20d10efba3a80e5008e8653
parentf2906aa863381afb0015a9eb7fefad885d4e5a56 (diff)
arm64: dts: rockchip: Fix ethernet on production Quartz64-B
The production Quartz64 Model B has compatibility issues when using rgmii-id mode. Switch to rgmii mode and use the SoC's delays to ensure full compatibility. Reported-by: Frank Mankel <[email protected]> Fixes: dcc8c66bef79 ("arm64: dts: rockchip: add Pine64 Quartz64-B device tree") Signed-off-by: Peter Geis <[email protected]> Tested-by: Frank Mankel <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
-rw-r--r--arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts
index 7bdcecc0dfe4..02d5f5a8ca03 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3566-quartz64-b.dts
@@ -133,7 +133,7 @@
assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>;
assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru SCLK_GMAC1>, <&gmac1_clkin>;
clock_in_out = "input";
- phy-mode = "rgmii-id";
+ phy-mode = "rgmii";
phy-supply = <&vcc_3v3>;
pinctrl-names = "default";
pinctrl-0 = <&gmac1m1_miim