aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/soc
AgeCommit message (Expand)AuthorFilesLines
2023-11-06drm/i915: Extract mchbar_reg()Ville Syrjälä1-13/+14
2023-10-05drm/i915/display: Created exclusive version of vga decode setupUma Shankar2-0/+16
2023-09-21drm/i915/xe2lpd: Add fake PCHGustavo Sousa2-1/+6
2023-09-21drm/i915: Re-order if/else ladder in intel_detect_pch()Lucas De Marchi1-5/+8
2023-08-07drm/i915/jsl: s/JSL/JASPERLAKE for platform/subplatform definesDnyaneshwar Bhadane1-3/+5
2023-08-07drm/i915/bdw: s/BDW/BROADWELL for platform/subplatform definesDnyaneshwar Bhadane1-5/+5
2023-08-07drm/i915/hsw: s/HSW/HASWELL for platform/subplatform definesDnyaneshwar Bhadane1-5/+5
2023-07-04drm/i915/dram: replace __raw_uncore_read32() with intel_uncore_read_fw()Jani Nikula1-1/+1
2023-06-13drm/i915/gmch: avoid unused variable warningArnd Bergmann1-3/+1
2023-02-15drm/i915: move memory frequency detection to intel_dram.cJani Nikula1-0/+152
2023-01-25drm/i915/gmch: move VGA set state to GMCH codeJani Nikula2-0/+30
2023-01-25drm/i915/gmch: mass rename dev_priv to i915Jani Nikula1-48/+47
2023-01-25drm/i915/gmch: split out soc/intel_gmchJani Nikula2-0/+160
2022-12-13drm/i915: add new "soc" sub-directory and move PCH and DRAM code thereJani Nikula4-0/+956
Powered by cgit, Gruvboxed by Blaster4385.