aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/nv.c
AgeCommit message (Expand)AuthorFilesLines
2020-07-15drm/amdgpu: add vcn ip block for navy_flounderBoyuan Zhang1-0/+2
2020-07-15drm/amdgpu: add psp block for navy_flounderJiansong Chen1-0/+5
2020-07-15drm/amdgpu: add smu block for navy_flounderJiansong Chen1-0/+3
2020-07-15drm/amdgpu: add virtual display support for navy_flounder.Jiansong Chen1-0/+2
2020-07-15drm/amdgpu: add sdma ip block for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: add gfx ip block for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: add ih ip block for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: add gmc ip block for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: add common ip block for navy_flounderJiansong Chen1-0/+3
2020-07-15drm/amdgpu: initialize IP offset for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu/soc15: add support for navy_flounderJiansong Chen1-0/+7
2020-07-15drm/amd/sriov skip jped ip block and close pgcg flagsJack Zhang1-1/+8
2020-07-15drm/amdgpu: add module parameter choose reset modeWenhui Sheng1-0/+8
2020-07-15drm/amdgpu: enable mode1 resetWenhui Sheng1-7/+12
2020-07-08drm/amdgpu: fix coding error of mmhub pg enablementLikun Gao1-3/+3
2020-07-02drm/amdgpu: request init data in virt detectionWenhui Sheng1-6/+5
2020-07-01drm/amdgpu: Enable DM block for DCN3Bhawanpreet Lakha1-0/+4
2020-07-01drm/amdgpu: enable DPG mode for VCN3.0Boyuan Zhang1-0/+1
2020-07-01drm/amd/powerplay: enable mmhub pgKenneth Feng1-1/+2
2020-07-01drm/amd/powerplay: enable athub pgKenneth Feng1-1/+2
2020-07-01drm/amdgpu: Sienna_Cichlid don't enable SMU for SRIOVshaoyunl1-1/+1
2020-07-01drm/amdgpu: Enable Multi Media Hub (MMHUB) Clock Gating for sienna_cichlid.Likun Gao1-0/+1
2020-07-01drm/amd/amdgpu: add athub ls supportKenneth Feng1-1/+2
2020-07-01drm/amd/amdgpu: add IH cg supportKenneth Feng1-1/+2
2020-07-01drm/amd/amdgpu: add HDP mgcg and ls supportKenneth Feng1-1/+3
2020-07-01drm/amd/amdgpu: fix the HDP LS/DS/SD programmingKenneth Feng1-0/+10
2020-07-01drm/amdgpu: open GFX clock gating for sienna_cichlidLikun Gao1-1/+4
2020-07-01drm/amdgpu: enable JPEG3.0 for Sienna_CichlidLeo Liu1-0/+2
2020-07-01drm/amdgpu: enable JPEG3.0 PG and CG for Sienna_CichlidLeo Liu1-2/+4
2020-07-01drm/amdgpu: enable VCN3.0 for Sienna_CichlidLeo Liu1-0/+2
2020-07-01drm/amdgpu: enable VCN3.0 PG and CG for Sienna_CichlidLeo Liu1-2/+2
2020-07-01drm/amdgpu: add mes block to sienna_cichlidJack Xiao1-0/+2
2020-07-01drm/amdgpu: assign the doorbell index to mes ringJack Xiao1-0/+1
2020-07-01drm/amdgpu: add psp block load condition for sienna_cichlidLikun Gao1-1/+2
2020-07-01drm/amdgpu: enable psp ip block for sienna_cichlidLikun Gao1-0/+1
2020-07-01drm/amdgpu/powerplay: add smu block for sienna_cichlidLikun Gao1-0/+3
2020-06-03drm/amdgpu: add virtual display support for sienna_cichlidLikun Gao1-0/+2
2020-06-03drm/amdgpu: add sdma ip block for sienna_cichlid (v5)Likun Gao1-0/+4
2020-06-03drm/amdgpu: add gfx ip block for sienna_cichlid (v3)Likun Gao1-0/+1
2020-06-03drm/amdgpu: add ih ip block for sienna_cichlidLikun Gao1-0/+1
2020-06-03drm/amdgpu: add gmc ip block for sienna_cichlidLikun Gao1-0/+1
2020-06-03drm/amdgpu/soc15: add common ip block for sienna_cichlidLikun Gao1-0/+3
2020-06-03drm/amdgpu: initialize IP offset for sienna_cichlid (v2)Likun Gao1-0/+3
2020-06-03drm/amdgpu/soc15: add support for sienna_cichlidLikun Gao1-0/+6
2020-05-29drm/amdgpu/nv: enable init reset checkAlex Deucher1-3/+2
2020-05-29drm/amdgpu/nv: remove some dead codeAlex Deucher1-34/+0
2020-05-29drm/amdgpu/nv: allow access to SDMA status registersAlex Deucher1-2/+0
2020-05-21drm/amdgpu: drop navi pcie bw callbackAlex Deucher1-8/+0
2020-04-24drm/amdgpu: for nv12 always need smu ipMonk Liu1-2/+1
2020-04-13drm/amdgpu: fix wrong vram lost counter increment V2Evan Quan1-4/+0
Powered by cgit, Gruvboxed by Blaster4385.