aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-06-27cxl/pci: Use correct flag for sanitize pollingDavidlohr Bueso1-1/+1
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams16-326/+488
2023-06-25Merge branch 'for-6.5/cxl-perf' into for-6.5/cxlDan Williams19-7/+1307
2023-06-25docs: perf: Minimal introduction the the CXL PMU device and driverJonathan Cameron3-0/+70
2023-06-25perf: CXL Performance Monitoring Unit driverJonathan Cameron5-0/+1023
2023-06-25Merge branch 'for-6.5/cxl-region-fixes' into for-6.5/cxlDan Williams2-46/+72
2023-06-25Merge branch 'for-6.5/cxl-type-2' into for-6.5/cxlDan Williams20-549/+594
2023-06-25Merge branch 'for-6.5/cxl-fwupd' into for-6.5/cxlDan Williams6-9/+589
2023-06-25Merge branch 'for-6.5/cxl-background' into for-6.5/cxlDan Williams9-24/+543
2023-06-25tools/testing/cxl: add firmware update emulation to CXL memdevsVishal Verma1-0/+160
2023-06-25tools/testing/cxl: Use named effects for the Command Effect LogVishal Verma1-9/+23
2023-06-25tools/testing/cxl: Fix command effects for inject/clear poisonVishal Verma1-2/+2
2023-06-25cxl: add a firmware update mechanism using the sysfs firmware loaderVishal Verma5-0/+406
2023-06-25cxl/test: Add Secure Erase opcode supportDavidlohr Bueso1-0/+27
2023-06-25cxl/mem: Support Secure EraseDavidlohr Bueso4-1/+44
2023-06-25cxl/test: Add Sanitize opcode supportDavidlohr Bueso1-0/+25
2023-06-25cxl/mem: Wire up Sanitization supportDavidlohr Bueso5-2/+151
2023-06-25cxl/mbox: Add sanitization handling machineryDavidlohr Bueso3-3/+91
2023-06-25cxl/mem: Introduce security state sysfs fileDavidlohr Bueso4-0/+56
2023-06-25cxl/mbox: Allow for IRQ_NONE case in the isrDavidlohr Bueso1-2/+4
2023-06-25Revert "cxl/port: Enable the HDM decoder capability for switch ports"Dan Williams5-49/+9
2023-06-25cxl/memdev: Formalize endpoint port linkageDan Williams4-5/+8
2023-06-25cxl/pci: Unconditionally unmask 256B Flit errorsDan Williams1-16/+2
2023-06-25cxl/region: Manage decoder target_type at decoder-attach timeDan Williams1-0/+12
2023-06-25cxl/hdm: Default CXL_DEVTYPE_DEVMEM decoders to CXL_DECODER_DEVMEMDan Williams2-10/+27
2023-06-25cxl/port: Rename CXL_DECODER_{EXPANDER, ACCELERATOR} => {HOSTONLYMEM, DEVMEM}Dan Williams6-15/+16
2023-06-25cxl/memdev: Make mailbox functionality optionalDan Williams3-1/+28
2023-06-25cxl/mbox: Move mailbox related driver state to its own data structureDan Williams8-290/+336
2023-06-25cxl: Remove leftover attribute documentation in 'struct cxl_dev_state'Dan Williams1-1/+0
2023-06-25cxl: Fix kernel-doc warningsDan Williams1-3/+3
2023-06-25tools/testing/cxl: Remove unused @cxlds argumentDan Williams1-47/+39
2023-06-25cxl/regs: Clarify when a 'struct cxl_register_map' is input vs outputDan Williams2-6/+6
2023-06-25cxl/region: Fix state transitions after reset failureDan Williams1-11/+15
2023-06-25cxl/region: Flag partially torn down regions as unusableDan Williams2-0/+20
2023-06-25cxl/region: Move cache invalidation before region teardown, and before setupDan Williams2-36/+38
2023-06-25cxl/port: Store the downstream port's Component Register mappings in struct c...Robert Richter2-0/+13
2023-06-25cxl/port: Store the port's Component Register mappings in struct cxl_portRobert Richter2-0/+29
2023-06-25cxl/pci: Early setup RCH dport component registers from RCRBRobert Richter4-18/+57
2023-06-25cxl/mem: Prepare for early RCH dport component register setupRobert Richter1-5/+4
2023-06-25cxl/regs: Remove early capability checks in Component Register setupRobert Richter3-9/+6
2023-06-25cxl/port: Remove Component Register base address from struct cxl_dportRobert Richter2-3/+0
2023-06-25cxl/acpi: Directly bind the CEDT detected CHBCR to the Host Bridge's portRobert Richter1-28/+63
2023-06-25cxl/acpi: Move add_host_bridge_uport() after cxl_get_chbs()Robert Richter1-45/+45
2023-06-25cxl/pci: Refactor component register discovery for reuseTerry Bowman3-74/+83
2023-06-25cxl/core/regs: Add @dev to cxl_register_mapRobert Richter4-24/+31
2023-06-25cxl: Rename 'uport' to 'uport_dev'Dan Williams9-78/+86
2023-06-25cxl: Rename member @dport of struct cxl_dport to @dport_devRobert Richter3-14/+14
2023-06-25cxl/rch: Prepare for caching the MMIO mapped PCIe AER capabilityDan Williams5-8/+18
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationRobert Richter10-71/+90
2023-06-11Linux 6.4-rc6Linus Torvalds1-1/+1
Powered by cgit, Gruvboxed by Blaster4385.