aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2024-04-11arm64: dts: qcom: sc7180: Fix UFS PHY clocksDanila Tikhonov1-3/+6
QMP PHY used in SC7180 requires 3 clocks: * ref - 19.2MHz reference clock from RPMh * ref_aux - Auxiliary reference clock from GCC * qref - QREF clock from GCC While at it, let's move 'clocks' property before 'clock-names' to match the style used commonly. Signed-off-by: Danila Tikhonov <[email protected]> Reviewed-by: Dmitry Baryshkov <[email protected]> Reviewed-by: Manivannan Sadhasivam <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Bjorn Andersson <[email protected]>
2024-04-11arm64: dts: rockchip: Add RTC to Khadas Edge 2Muhammed Efe Cetin1-0/+12
Khadas Edge 2 has PT7C4363 RTC that compatible with HYM8563. The RTC pinctrl is also connected to MCU. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/4c4c9140ff36f290ba64ecc8b3e218df6a5ab273.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-11arm64: dts: rockchip: Add UART9 (bluetooth) to Khadas Edge 2Muhammed Efe Cetin1-0/+20
Khadas Edge 2 has onboard AP6275P Wi-Fi6 (PCIe2) and BT5 (UART9) module. This commit enables UART9. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/0a10afeff3aec3a8bccca2dbe4e65f7b4a2c4666.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add SFC to Khadas Edge 2Muhammed Efe Cetin1-0/+14
This commit adds SPI flash support for Khadas Edge 2. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/00942603f7e61ecb2a0067bebf6795dab3571613.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add saradc and adc buttons to Khadas Edge 2 and enable ↵Muhammed Efe Cetin1-0/+24
tsadc This commit enables tsadc, saradc and the function button on saradc line for Khadas Edge 2. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/03feaafefd0c13268ba1630251558749654a567d.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add ir receiver and leds to Khadas Edge 2Muhammed Efe Cetin1-0/+66
Khadas Edge 2 exposes IR receiver pins as same as TF card via EXTIO. The IR receiver is connected to MCU and SoC. The board also has 2 PWM RGB leds. One is controlled by MCU and the other is controlled by SoC. This commit adds support for the led controlled by SoC using pwm-leds. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/335629f57e593e20418a4a55a1e662505640cbde.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: USB2, USB3 Host, PCIe2 to Khadas Edge 2Muhammed Efe Cetin1-0/+97
Khadas Edge 2 has 1x USB2 with hub, 1x USB3 Host and 1x USB-C. This commit adds support for PCIe2, USB3 Host and USB2. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/4d22afd70e5583458f405f5170f67690584e7efa.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add TF card to Khadas Edge 2Muhammed Efe Cetin1-0/+34
Add TF card support to Khadas Edge 2. The board exposes sdmmc pins via EXTIO. TF card can be used with IO module. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/6e9062feb40bbad304f2e5bb300601034e805081.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add PMIC to Khadas Edge 2Muhammed Efe Cetin1-0/+332
This commit adds PMIC to Khadas Edge 2 board. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/617faf64a68f5af560267d77fd23fc9fb23e6c88.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add cpu regulators and vcc5v0_sys to Khadas Edge 2Muhammed Efe Cetin1-0/+81
This commit adds 5V fixed power regulator and CPU regulators to Khadas Edge 2. Signed-off-by: Muhammed Efe Cetin <[email protected]> Link: https://lore.kernel.org/r/5a7bd2cd8703e51382abfc11242de59d45286477.1708381247.git.efectn@protonmail.com Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add GameForce ChiChris Morgan2-0/+810
Add support for the GameForce Chi, which is a handheld gaming console from GameForce with a Rockchip RK3326 SoC. The device has a 640x480 3.5" dual-lane DSI display, one analog joystick connected to the SoC SARADC controller and a second analog joystick connected to an unknown UART based ADC, a single SD card slot, a single USB-C port for charging, and onboard RTL8723BS WiFi/Bluetooth combo, multiple face buttons, and an array of R/G/B LEDs used for key backlighting. The vendor was unable to provide details on the unknown UART based ADC which I have documented via a comment in the device-tree, and the vendor also does not have available Bluetooth firmware (the BT was not previously working on the vendor's OS, this has also been noted in a device-tree comment). Aside from the right analog ADC joystick and bluetooth all hardware has been tested and is working as expected. Signed-off-by: Chris Morgan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10dt-bindings: arm: rockchip: Add GameForce ChiChris Morgan1-0/+5
The GameForce Chi is a handheld gaming device from GameForce powered by the Rockchip RK3326 SoC. Signed-off-by: Chris Morgan <[email protected]> Acked-by: Conor Dooley <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Correct model name for Powkiddy RK3566 DevicesChris Morgan2-2/+2
Some Powkiddy model names begin with the company "Powkiddy" and others simply list the model number. Make this consistent across the device lineup by including the manufacturer in the model name. Signed-off-by: Chris Morgan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add chasis-type for Powkiddy rk3566 devicesChris Morgan2-0/+3
Add the optional node of chasis-type for Powkiddy RK3566 based devices. Signed-off-by: Chris Morgan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Correct model name for Anbernic RGxx3 DevicesChris Morgan5-5/+5
Some Anbernic model names begin with the company "Anbernic" and others simply list the model number. Make this consistent across the device lineup by including the manufacturer in the model name. Signed-off-by: Chris Morgan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add optional node for chasis-type on Anbernic rgxx3Chris Morgan1-0/+2
Add optional node for chasis-type defining this device as a handset. Signed-off-by: Chris Morgan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Add additional properties for WiFi on Anbernic rgxx3Chris Morgan1-0/+3
Add additional properties for the SDMMC2 node. Based on user feedback these help correct some issues with probing the WiFi hardware. Signed-off-by: Chris Morgan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10ARM: dts: ti: omap: minor whitespace cleanupKrzysztof Kozlowski2-5/+5
The DTS code coding style expects exactly one space before '{' character. Acked-by: Tony Lindgren <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Krzysztof Kozlowski <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CTRL_CORE_SMA_SW_0Tony Lindgren1-27/+36
On dra76x, most dpll_gmac output clksel clocks are in registers from CM_CLKSEL_DPLL_GMAC to CM_DIV_H13_DPLL_GMAC. In addition to that, there are there more clocks in the CTRL_CORE_SMA_SW_0 register. Let's group the CTRL_CORE_SMA_SW_0 clocks using the clksel binding to reduce make W=1 dtbs unique_unit_address warnings, and stop using the custom the ti,bit-shift property in favor of the standard reg property. Let's also add a comment for the CTRL_CORE_SMA_SW_0 clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_USBTony Lindgren1-15/+32
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_PERTony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_ABE_PLL_SYSTony Lindgren1-6/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_CORETony Lindgren1-9/+17
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_EVETony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_GMACTony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_DRRTony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_GPUTony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_IVATony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_DSPTony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10ARM: dts: dra7: Use clksel binding for CM_CLKSEL_DPLL_CORETony Lindgren1-7/+15
With the clkcsel binding we can drop the custom ti,bit-shift devicetree property in favor of the standard reg property and reduce the number of clocks to update for the make W-1 dtbs warnings. Let's also add a comment for the clocksel clock that matches the documentation. Signed-off-by: Tony Lindgren <[email protected]>
2024-04-10arm64: dts: rockchip: add Forlinx OK3588-CDmitry Yashin2-0/+410
OK3588-C is the carrier board for FET3588-C System on Module. OK3588-C features: - 2x 1GbE Realtek RTL8211F Ethernet - 1x HDMI Type A out - 1x HDMI Type A in - 3x USB 3.1 Type C (2x OTG and 1x serial console) - 1x USB 2.0 Type A - 1x USB 3.0 & USB 2.0 Combo M.2 M Key (4G/5G modem) - 1x PCIE 2.0 M.2 E Key (1 lane) - 1x PCIE 2.0 PCIe (1 lane) - 1x PCIE 3.0 PCIe (4 lanes) - 1x TF scard slot - 5x MIPI CSI - 2x MIP DSI - 2x CAN2.0B - 1x RS485 - 1x NAU8822 onboard audio - 1x FAN connector - 1x RTC - 20-pin expansion header - ADC keys Add support for Forlinx OK3588-C board. Signed-off-by: Dmitry Yashin <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: add Forlinx FET3588-CDmitry Yashin1-0/+558
FET3588-C is an System on Module made by Forlinx based on Rockchip RK3588. This SoM used by OK3588-C Board. FET3588-C features: - Rockchip RK3588 - LPDDR4 4/8 GB - eMMC 32/64 GB Add support for Forlinx FET3588-C SoM. Signed-off-by: Dmitry Yashin <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10dt-bindings: arm: rockchip: add Forlinx FET3588-CDmitry Yashin1-0/+7
FET3588-C is an System on Module made by Forlinx based on Rockchip RK3588. This SoM used by OK3588-C Board. FET3588-C features: - Rockchip RK3588 - LPDDR4 4/8 GB - eMMC 32/64 GB Add devicetree binding for Forlinx FET3588-C SoM. Signed-off-by: Dmitry Yashin <[email protected]> Acked-by: Conor Dooley <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: add Protonic MECSBC device-treeDavid Jander2-0/+405
MECSBC is a single board computer for blood analysis machines from RR-Mechatronics, designed and manufactured by Protonic Holland, based on the Rockchip RK3568 SoC. Signed-off-by: David Jander <[email protected]> Signed-off-by: Sascha Hauer <[email protected]> Reviewed-by: Andrew Lunn <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10dt-bindings: arm: rockchip: Add Protonic MECSBC boardSascha Hauer1-0/+5
MECSBC is a single board computer for blood analysis machines from RR-Mechatronics, designed and manufactured by Protonic Holland, based on the Rockchip RK3568 SoC. Acked-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Sascha Hauer <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-10arm64: dts: rockchip: Fix ordering of nodes on rk3588sDiederik de Haas1-152/+152
Fix the ordering of the main nodes by sorting them alphabetically and then the ones with a memory address sequentially by that address. Signed-off-by: Diederik de Haas <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
2024-04-09ARM: dts: qcom: msm8974-sony-shinano: Enable vibratorLuca Weiss1-0/+4
Enable the vibrator connected to PM8941 found on the Sony shinano platform. Signed-off-by: Luca Weiss <[email protected]> Reviewed-by: Dmitry Baryshkov <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Bjorn Andersson <[email protected]>
2024-04-09arm64: dts: renesas: rzg3s-smarc-som: Fix Ethernet aliasesClaudiu Beznea1-2/+2
Fix typos in the Ethernet aliases. U-Boot uses the ethernetX (X={0, 1, ..., N}) aliases to update the DTB with the MAC addresses. The ethernetX or ethX aliases are not used by the Linux RAVB driver. Fixes: 932ff0c802c6 ("arm64: dts: renesas: rzg3s-smarc-som: Enable the Ethernet interfaces") Suggested-by: Biju Das <[email protected]> Signed-off-by: Claudiu Beznea <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb135: drop duplicated NOR flashKrzysztof Kozlowski1-9/+0
Since beginning the DTS extended the SPI0 in two places adding two SPI muxes, each with same SPI NOR flash. Both used exactly the same chip-selects, so this was clearly buggy code. Then in commit d0f482bb06f9 ("arm64: dts: sparx5: Add the Sparx5 switch node") one SPI mux was removed, while keeping the SPI NOR flash node. This still leaves duplicated SPI nodes under same chip select 0, reported by dtc W=1 warnings: sparx5_pcb135_board.dtsi:92.10-96.4: Warning (unique_unit_address_if_enabled): /axi@600000000/spi@600104000/flash@0: duplicate unit-address (also used in node /axi@600000000/spi@600104000/spi@0) Steen Hegelund confirmed that in fact there is a SPI mux, thus remove the duplicated node without the mux. Signed-off-by: Krzysztof Kozlowski <[email protected]> Tested-by: Steen Hegelund <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb134: drop duplicated NOR flashKrzysztof Kozlowski1-9/+0
Since beginning the DTS extended the SPI0 in two places adding two SPI muxes, each with same SPI NOR flash. Both used exactly the same chip-selects, so this was clearly buggy code. Then in commit d0f482bb06f9 ("arm64: dts: sparx5: Add the Sparx5 switch node") one SPI mux was removed, while keeping the SPI NOR flash node. This still leaves duplicated SPI nodes under same chip select 0, reported by dtc W=1 warnings: sparx5_pcb134_board.dtsi:277.10-281.4: Warning (unique_unit_address_if_enabled): /axi@600000000/spi@600104000/flash@0: duplicate unit-address (also used in node /axi@600000000/spi@600104000/spi@0) Steen Hegelund confirmed that in fact there is a SPI mux, thus remove the duplicated node without the mux. Signed-off-by: Krzysztof Kozlowski <[email protected]> Tested-by: Steen Hegelund <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb135: drop LED unit addressesKrzysztof Kozlowski1-8/+8
GPIO leds should not have unit addresses (no "reg" property), as reported by dtc W=1 warnings: sparx5_pcb135_board.dtsi:18.9-22.5: Warning (unit_address_vs_reg): /leds/led@0: node has a unit name, but no reg or ranges property Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb134: drop LED unit addressesKrzysztof Kozlowski1-48/+48
GPIO leds should not have unit addresses (no "reg" property), as reported by dtc W=1 warnings: sparx5_pcb134_board.dtsi:18.9-21.5: Warning (unit_address_vs_reg): /leds/led@0: node has a unit name, but no reg or ranges property Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb135: align I2C mux node name with bindingsKrzysztof Kozlowski1-1/+1
DT schema expects node names to match certain. This fixes dtbs_check warnings like: sparx5_pcb135_emmc.dtb: i2c0-imux@0: $nodename:0: 'i2c0-imux@0' does not match '^(i2c-?)?mux' and dtc W=1 warnings: sparx5_pcb135_board.dtsi:132.25-137.4: Warning (simple_bus_reg): /axi@600000000/i2c0-imux@0: missing or empty reg/ranges property Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb134: align I2C mux node name with bindingsKrzysztof Kozlowski1-2/+2
DT schema expects node names to match certain. This fixes dtbs_check warnings like: sparx5_pcb134_emmc.dtb: i2c0-emux@0: $nodename:0: 'i2c0-emux@0' does not match '^(i2c-?)?mux' and dtc W=1 warnings: sparx5_pcb134_board.dtsi:398.25-403.4: Warning (unique_unit_address_if_enabled): /axi@600000000/i2c0-imux@0: duplicate unit-address (also used in node /axi@600000000/i2c0-emux@0) Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb135: add missing I2C mux unit addressesKrzysztof Kozlowski1-4/+4
The children of I2C mux should be named "i2c", according to DT schema and bindings, and they should have unit address. This fixes dtbs_check warnings like: sparx5_pcb135.dtb: i2c0-imux@0: Unevaluated properties are not allowed ('#address-cells', '#size-cells', 'i2c_sfp1', 'i2c_sfp2', 'i2c_sfp3', 'i2c_sfp4' were unexpected) and dtc W=1 warnings: sparx5_pcb135_board.dtsi:172.23-180.4: Warning (simple_bus_reg): /axi@600000000/sfp-eth60: missing or empty reg/ranges property Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5_pcb134: add missing I2C mux unit addressesKrzysztof Kozlowski1-20/+20
The children of I2C mux should be named "i2c", according to DT schema and bindings, and they should have unit address. This fixes dtbs_check warnings like: sparx5_pcb134_emmc.dtb: i2c0-imux@0: Unevaluated properties are not allowed ('#address-cells', '#size-cells', 'i2c_sfp1', ... and dtc W=1 warnings: sparx5_pcb134_board.dtsi:548.23-555.4: Warning (simple_bus_reg): /axi@600000000/sfp-eth12: missing or empty reg/ranges property Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5: correct serdes unit addressKrzysztof Kozlowski1-1/+1
Unit address should match "reg" property, as reported by dtc W=1 warnings: sparx5.dtsi:463.27-468.5: Warning (simple_bus_reg): /axi@600000000/serdes@10808000: simple-bus unit address format error, expected "610808000" Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: microchip: sparx5: fix mdio regKrzysztof Kozlowski1-1/+1
Correct the reg address of mdio node to match unit address. Assume the reg is not correct and unit address was correct, because there is already node using the existing reg 0x110102d4. sparx5.dtsi:443.25-451.5: Warning (simple_bus_reg): /axi@600000000/mdio@6110102f8: simple-bus unit address format error, expected "6110102d4" Fixes: d0f482bb06f9 ("arm64: dts: sparx5: Add the Sparx5 switch node") Reviewed-by: Horatiu Vultur <[email protected]> Signed-off-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Steen Hegelund <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
2024-04-08arm64: dts: renesas: r8a779h0: Add TMU nodesThanh Quan1-0/+74
Add device nodes for the Timer Units (TMU) on the R-Car V4M (R8A779H0) SoC. Signed-off-by: Thanh Quan <[email protected]> Signed-off-by: Geert Uytterhoeven <[email protected]> Reviewed-by: Wolfram Sang <[email protected]> Link: https://lore.kernel.org/r/9b82bcb345f14ffd740156b6d41088e02d45e72d.1712068688.git.geert+renesas@glider.be
2024-04-08arm64: dts: renesas: r8a779h0: Add CMT nodesThanh Quan1-0/+70
Add device nodes for the Compare Match Timer Type0 (CMT0) and Type1 (CMT1/2/3) instances on the R-Car V4M (R8A779H0) SoC. Signed-off-by: Thanh Quan <[email protected]> Signed-off-by: Geert Uytterhoeven <[email protected]> Reviewed-by: Wolfram Sang <[email protected]> Link: https://lore.kernel.org/r/3c7821e051b880d46be5441dcb571f4c9d0ba408.1712068688.git.geert+renesas@glider.be