diff options
author | Taniya Das <[email protected]> | 2024-05-31 15:21:41 +0530 |
---|---|---|
committer | Bjorn Andersson <[email protected]> | 2024-05-31 17:52:47 -0500 |
commit | f38467b5a920be1473710428a93c4e54b6f8a0c1 (patch) | |
tree | 172849caafcffb117edc3a749263296ed9dfacb8 /tools/perf/scripts/python/syscall-counts.py | |
parent | 7f10197853006c45e51f17e5f6b2da8d98b60784 (diff) |
clk: qcom: gcc-sc7280: Update force mem core bit for UFS ICE clock
Update the force mem core bit for UFS ICE clock to force the core on signal
to remain active during halt state of the clk. When retention bit of the
clock is set the memories of the subsystem will retain the logic across
power states.
Fixes: a3cc092196ef ("clk: qcom: Add Global Clock controller (GCC) driver for SC7280")
Signed-off-by: Taniya Das <[email protected]>
Reviewed-by: Dmitry Baryshkov <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Bjorn Andersson <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions