diff options
| author | Hanjun Guo <[email protected]> | 2019-03-05 21:40:57 +0800 |
|---|---|---|
| committer | Catalin Marinas <[email protected]> | 2019-03-19 14:55:10 +0000 |
| commit | efd00c722ca855745fcc35a7e6675b5a782a3fc8 (patch) | |
| tree | d560bc695fa0a43795df25e5fb602371036346a6 /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | c82fd1e6bd55ecc001e610e5484e292a7d8a39fc (diff) | |
arm64: Add MIDR encoding for HiSilicon Taishan CPUs
Adding the MIDR encodings for HiSilicon Taishan v110 CPUs,
which is used in Kunpeng ARM64 server SoCs. TSV110 is the
abbreviation of Taishan v110.
Signed-off-by: Hanjun Guo <[email protected]>
Reviewed-by: John Garry <[email protected]>
Reviewed-by: Zhangshaokun <[email protected]>
Signed-off-by: Catalin Marinas <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions