diff options
| author | Hoan Nguyen An <[email protected]> | 2019-03-27 18:03:18 +0900 |
|---|---|---|
| committer | Eduardo Valentin <[email protected]> | 2019-05-14 07:00:24 -0700 |
| commit | ed1b1ac1425b3d4399553411f305ce12fb3a6c54 (patch) | |
| tree | 18cd05177ceec1c1f1ab96cc0f925e487c9bdbc3 /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | e52bbd2f10adf708b8a706bc8b89fbad53445c79 (diff) | |
thermal: rcar_gen3_thermal: Fix init value of IRQCTL register
Fix setting value for IRQCTL register. We are setting the last 6 bits
of (IRQCTL) to be 1 (0x3f), this is only suitable for H3ES1.*, according
to Hardware manual values 1 are "setting prohibited" for Gen3.
Signed-off-by: Hoan Nguyen An <[email protected]>
Acked-by: Wolfram Sang <[email protected]>
Reviewed-by: Geert Uytterhoeven <[email protected]>
Signed-off-by: Eduardo Valentin <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions