diff options
| author | Fenghua Yu <[email protected]> | 2017-12-20 14:57:23 -0800 |
|---|---|---|
| committer | Thomas Gleixner <[email protected]> | 2018-01-18 09:33:31 +0100 |
| commit | 99adde9b370de8e07ef76630c6f60dbf586cdf0e (patch) | |
| tree | 0ad73484ae0f8b38425bcf213338d2214f762daf /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | def10853930a82456ab862a3a8292a3a16c386e7 (diff) | |
x86/intel_rdt: Enable L2 CDP in MSR IA32_L2_QOS_CFG
Bit 0 in MSR IA32_L2_QOS_CFG (0xc82) is L2 CDP enable bit. By default,
the bit is zero, i.e. L2 CAT is enabled, and L2 CDP is disabled. When
the resctrl mount parameter "cdpl2" is given, the bit is set to 1 and L2
CDP is enabled.
In L2 CDP mode, the L2 CAT mask MSRs are re-mapped into interleaved pairs
of mask MSRs for code (referenced by an odd CLOSID) and data (referenced by
an even CLOSID).
Signed-off-by: Fenghua Yu <[email protected]>
Signed-off-by: Thomas Gleixner <[email protected]>
Cc: "Ravi V Shankar" <[email protected]>
Cc: "Tony Luck" <[email protected]>
Cc: Vikas" <[email protected]>
Cc: Sai Praneeth" <[email protected]>
Cc: Reinette" <[email protected]>
Link: https://lkml.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions