aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorMartin Blumenstingl <[email protected]>2020-05-15 22:47:06 +0200
committerKevin Hilman <[email protected]>2020-05-19 16:02:14 -0700
commit18dfc0bf8167fb0dc729da4a6a816e34d754318b (patch)
tree3f886ea793d63f0a43b40fcd2c65c3e83c6a3013 /tools/perf/scripts/python/export-to-sqlite.py
parent8f3d9f354286745c751374f5f1fcafee6b3f3136 (diff)
dt-bindings: power: meson-ee-pwrc: add support for Meson8/8b/8m2
The power domains on the 32-bit Meson8/Meson8b/Meson8m2 SoCs are very similar to what G12A still uses. The (known) differences are: - Meson8 doesn't use any reset lines at all - Meson8b and Meson8m2 use the same reset lines, which are different from what the 64-bit SoCs use - there is no "vapb" clock on the older SoCs - amlogic,ao-sysctrl cannot point to the whole AO sysctrl region but only the power management related registers Add a new compatible string and adjust clock and reset line expectations for each SoC. Signed-off-by: Martin Blumenstingl <[email protected]> Signed-off-by: Kevin Hilman <[email protected]> Reviewed-by: Rob Herring <[email protected]> Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions