diff options
| author | Lad Prabhakar <[email protected]> | 2021-07-19 15:38:09 +0100 |
|---|---|---|
| committer | Geert Uytterhoeven <[email protected]> | 2021-07-26 14:10:59 +0200 |
| commit | 0b256c403d4082bafc681143913442288010277c (patch) | |
| tree | 1814e739e7b1107b9e688bde8bcfb5f9c5ef3c76 /tools/perf/scripts/python/export-to-sqlite.py | |
| parent | 2734d6c1b1a089fb593ef6a23d4b70903526fe0c (diff) | |
dt-bindings: clock: r9a07g044-cpg: Add entry for P0_DIV2 core clock
Add P0_DIV2 core clock required for CANFD module. CANFD core clock is
sourced from P0_DIV2 referenced from HW manual Rev.0.50.
Signed-off-by: Lad Prabhakar <[email protected]>
Reviewed-by: Biju Das <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Geert Uytterhoeven <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions