diff options
| author | Jernej Skrabec <[email protected]> | 2018-08-09 18:52:17 +0200 |
|---|---|---|
| committer | Maxime Ripard <[email protected]> | 2018-08-27 09:18:11 +0200 |
| commit | a528872dbb87faefda3056023eaaf83f14fdafdf (patch) | |
| tree | a5a2bbaef0280fffd211ce251cf21726d62ea8c8 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | a8e5433cdc500290b52d26a05056e02c448a413c (diff) | |
clk: sunxi-ng: a83t: Add max. rate constraint to video PLLs
It may happen that clock framework finds optimal video PLL rate above
that which is really supported by HW.
User manual doesn't really say what is upper limit for video PLLs on
A83T. Because of that, use the maximum rate defined in BSP clk driver
which is 3 GHz.
Signed-off-by: Jernej Skrabec <[email protected]>
Signed-off-by: Maxime Ripard <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions