aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorBhavya Kapoor <[email protected]>2023-12-01 13:50:45 +0530
committerNishanth Menon <[email protected]>2023-12-15 10:05:58 -0600
commit8bbe8a7dbaabb84d93321f116966af73ba6a7233 (patch)
tree25157bb75b60969d0fd31f4292d4d9f81a99ce2c /tools/perf/scripts/python/export-to-postgresql.py
parent4a52a8208568a85b0d51e5ca81be5925973ef108 (diff)
arm64: dts: ti: k3-j784s4-main: Add Itap Delay Value For DDR50 speed mode
DDR50 speed mode is enabled for MMCSD in J784s4 but its Itap Delay Value is not present in the device tree. Thus, add Itap Delay Value for MMCSD High Speed DDR which is DDR50 speed mode for J784s4 SoC according to datasheet for J784s4. [+] Refer to : section 7.10.5.17.2 MMC1/2 - SD/SDIO Interface, in J784s4 datasheet - https://www.ti.com/lit/ds/symlink/tda4vh-q1.pdf Signed-off-by: Bhavya Kapoor <[email protected]> Reviewed-by: Judith Mendez <[email protected]> Reviewed-by: Udit Kumar <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Nishanth Menon <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions