diff options
| author | Ujjal Singh <[email protected]> | 2017-08-22 20:31:18 -0400 |
|---|---|---|
| committer | Vinod Koul <[email protected]> | 2017-08-23 21:32:21 +0530 |
| commit | 268e2519f5b7101d707a0df32e628e9990bc0da6 (patch) | |
| tree | e7bd1da9ec7fe99d166646c4121504997f4a7cd2 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | 2e442003ab2fbc386bc04b243f6aaaebdbfbb821 (diff) | |
dmaengine: ioatdma: Add intr_coalesce sysfs entry
We observed performance increase with DMA copy from memory
to MMIO by changing the interrupt coalescing value to 0.
The previous set value was projected on the C5xxx Xeon
platform and no longer holds true. Removing hard coded
value and providing a tune-able in sysfs in order to allow
user to tune this on a per channel basis. By default this
value will be set to 0.
Example of sysfs variable importing for interrupt coalescing
value from command line:
echo 5> /sys/devices/pci0000:00/0000:00:04.0/dma/dma0chan0/
quickdata/intr_coalesce
Reported-by: Nithin Sujir <[email protected]>
Signed-off-by: Ujjal Singh <[email protected]>
Acked-by: Dave Jiang <[email protected]>
Signed-off-by: Vinod Koul <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions