diff options
| author | Kuninori Morimoto <[email protected]> | 2018-06-12 05:52:17 +0000 |
|---|---|---|
| committer | Mark Brown <[email protected]> | 2018-06-18 12:26:43 +0100 |
| commit | 203cdf51f28820bee7893b4be392847418e6f4ec (patch) | |
| tree | 2ecad8a3ec2b6fdd1ffd9af44a0dc521495cb1f4 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | 7cc90a5cadb1733d95d3c2bc147cbcf7843aa585 (diff) | |
ASoC: rsnd: SSI parent cares SWSP bit
SSICR has SWSP bit (= Serial WS Polarity) which decides WS pin 1st
channel polarity (low or hi). This bit shouldn't exchange after running.
Current SSI "parent" doesn't care SSICR, just controls clock only.
Because of this behavior, if platform uses SSI0 as playback,
SSI1 as capture, and if user starts capture -> playback order,
SSI0 SSICR::SWSP bit exchanged 0 -> 1 during captureing, and it makes
capture noise.
This patch cares SSICR on SSI parent, too.
Special thanks to Yokoyama-san
Reported-by: Hiroyuki Yokoyama <[email protected]>
Signed-off-by: Kuninori Morimoto <[email protected]>
Tested-by: Hiroyuki Yokoyama <[email protected]>
Signed-off-by: Mark Brown <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions