diff options
| author | Xing Zheng <[email protected]> | 2016-08-02 15:19:58 +0800 |
|---|---|---|
| committer | Heiko Stuebner <[email protected]> | 2016-08-12 10:04:52 +0200 |
| commit | 20c389e656a89e2302017bf3f499cb5a31a2a7ba (patch) | |
| tree | 547dd387e73f0d74eb53cdc7c493f6fc8126aaf9 /tools/perf/scripts/python/call-graph-from-postgresql.py | |
| parent | a3f457d9636b3f5ae4fc6502cb0c95f60f5e342b (diff) | |
clk: rockchip: fix incorrect aclk_emmc source gate bits on rk3399
Dues to incorrect diagram, we need to fix incorrect bits for
(c/g)pll_aclk_emmc_src:
cpll_aclk_emmc_src --> G6[13]
gpll_aclk_emmc_src --> G6[12]
Fixes: 115510053e5e ("clk: rockchip: add clock controller for the RK3399")
Signed-off-by: Xing Zheng <[email protected]>
Reviewed-by: Shawn Lin <[email protected]>
Signed-off-by: Heiko Stuebner <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-postgresql.py')
0 files changed, 0 insertions, 0 deletions