diff options
| author | Bin Meng <[email protected]> | 2017-09-11 02:41:54 -0700 |
|---|---|---|
| committer | Cyrille Pitchen <[email protected]> | 2017-10-11 09:43:13 +0200 |
| commit | db2ce7f3c7b01a6a3611fb8e0bfa453dec168a47 (patch) | |
| tree | df5ef4a1c38c78ed37576ff6813cd19e9ccfd137 /tools/perf/scripts/python/Perf-Trace-Util/lib/Perf | |
| parent | 9d63f17661e25fd28714dac94bdebc4ff5b75f09 (diff) | |
spi-nor: intel-spi: Check transfer length in the HW/SW cycle
Intel SPI controller only has a 64 bytes FIFO. This adds a sanity
check before triggering any HW/SW sequencer work.
Additionally for the SW sequencer, if given data length is zero,
we should not mark the 'Data Cycle' bit.
Signed-off-by: Bin Meng <[email protected]>
Acked-by: Mika Westerberg <[email protected]>
Signed-off-by: Cyrille Pitchen <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/Perf-Trace-Util/lib/Perf')
0 files changed, 0 insertions, 0 deletions