diff options
| author | Neil Armstrong <[email protected]> | 2023-10-12 11:01:28 +0200 |
|---|---|---|
| committer | Rob Clark <[email protected]> | 2023-10-16 09:38:22 -0700 |
| commit | 87e968672753191a71d4ec9b7585685a21768345 (patch) | |
| tree | 30187bbf248f0d1982a6dda12dbb3c34206b718e /scripts/gdb/linux/proc.py | |
| parent | 76191dc11ee8654f637aae2a083386f7278594d6 (diff) | |
drm/msm/dpu: add setup_clk_force_ctrl() op to sspp & wb
Starting from SM8550, the SSPP & WB clock controls are moved
the SSPP and WB register range, as it's called "VBIF_CLK_SPLIT"
downstream.
Implement setup_clk_force_ctrl() only starting from major version 9
which corresponds to SM8550 MDSS.
Reviewed-by: Dmitry Baryshkov <[email protected]>
Signed-off-by: Neil Armstrong <[email protected]>
Patchwork: https://patchwork.freedesktop.org/patch/562322/
Signed-off-by: Rob Clark <[email protected]>
Diffstat (limited to 'scripts/gdb/linux/proc.py')
0 files changed, 0 insertions, 0 deletions