aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mach-socfpga/platsmp.c
diff options
context:
space:
mode:
authorCatalin Marinas <[email protected]>2013-01-14 18:05:37 +0000
committerCatalin Marinas <[email protected]>2013-03-26 16:12:02 +0000
commitc0114709ed85a5693eb74acdfa03d94f7f12e5b8 (patch)
tree372c5cee96580d73e638d25a2b169a64b82bc908 /arch/arm/mach-socfpga/platsmp.c
parentaec0095653cd9812b9a15df0315364cc6d094c59 (diff)
irqchip: gic: Perform the gic_secondary_init() call via CPU notifier
All the calls to gic_secondary_init() pass 0 as the first argument. Since this function is called on each CPU when starting, it can be done in a platform-independent way via a CPU notifier registered by the GIC code. Signed-off-by: Catalin Marinas <[email protected]> Acked-by: Stephen Warren <[email protected]> Acked-by: Viresh Kumar <[email protected]> Acked-by: Santosh Shilimkar <[email protected]> Acked-by: Rob Herring <[email protected]> Acked-by: Simon Horman <[email protected]> Tested-by: Simon Horman <[email protected]> Acked-by: Srinidhi Kasagar <[email protected]> Tested-by: Dinh Nguyen <[email protected]> Acked-by: Nicolas Pitre <[email protected]> Tested-by: Marc Zyngier <[email protected]> Cc: Russell King <[email protected]> Cc: Thomas Gleixner <[email protected]> Cc: Kukjin Kim <[email protected]> Cc: Sascha Hauer <[email protected]> Cc: David Brown <[email protected]> Cc: Bryan Huntsman <[email protected]> Cc: Tony Lindgren <[email protected]> Cc: Magnus Damm <[email protected]> Cc: Shiraz Hashim <[email protected]> Cc: Linus Walleij <[email protected]> Cc: Will Deacon <[email protected]> Cc: Kukjin Kim <[email protected]> Cc: Barry Song <[email protected]>
Diffstat (limited to 'arch/arm/mach-socfpga/platsmp.c')
-rw-r--r--arch/arm/mach-socfpga/platsmp.c12
1 files changed, 0 insertions, 12 deletions
diff --git a/arch/arm/mach-socfpga/platsmp.c b/arch/arm/mach-socfpga/platsmp.c
index 84c60fa8daa0..ca14d1d5ac7f 100644
--- a/arch/arm/mach-socfpga/platsmp.c
+++ b/arch/arm/mach-socfpga/platsmp.c
@@ -22,7 +22,6 @@
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of_address.h>
-#include <linux/irqchip/arm-gic.h>
#include <asm/cacheflush.h>
#include <asm/smp_scu.h>
@@ -33,16 +32,6 @@
extern void __iomem *sys_manager_base_addr;
extern void __iomem *rst_manager_base_addr;
-static void __cpuinit socfpga_secondary_init(unsigned int cpu)
-{
- /*
- * if any interrupts are already enabled for the primary
- * core (e.g. timer irq), then they will not have been enabled
- * for us: do so
- */
- gic_secondary_init(0);
-}
-
static int __cpuinit socfpga_boot_secondary(unsigned int cpu, struct task_struct *idle)
{
int trampoline_size = &secondary_trampoline_end - &secondary_trampoline;
@@ -109,7 +98,6 @@ static void socfpga_cpu_die(unsigned int cpu)
struct smp_operations socfpga_smp_ops __initdata = {
.smp_init_cpus = socfpga_smp_init_cpus,
.smp_prepare_cpus = socfpga_smp_prepare_cpus,
- .smp_secondary_init = socfpga_secondary_init,
.smp_boot_secondary = socfpga_boot_secondary,
#ifdef CONFIG_HOTPLUG_CPU
.cpu_die = socfpga_cpu_die,